

2-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs

ADP3203

FEATURES

Pin Selectable 1- or 2-Phase Operation
Static and Dynamic Current Sharing Characteristics
Backward Compatible to IMVP-II
Superior Load Transient Response with ADOPTTM
Optimal Positioning Technology
Noise Blanking for Speed and Stability
Synchronous Rectifier Control Extends Battery Life
Smooth Output Transition During VID Code Change
Cycle-by-Cycle Current Limiting
Hiccup or Latched Overload Protection
Transient Glitch-Free Power Good
Soft Start Eliminates Power-On In-Rush Current Surge
2-Level Overvoltage and Reverse Voltage Protection


APPLICATIONS

IMVP-II and IMVP-III Core DC-to-DC Converters Fixed Voltage Mobile CPU Core DC-to-DC Converters Notebook/Laptop Power Supplies Programmable Output Power Supplies

GENERAL DESCRIPTION

The ADP3203 is a 1- or 2-phase hysteretic peak current dc-to-dc buck converter controller dedicated to power a mobile processor's core. The optimized low voltage design is powered from the 3.3 V system supply and draws only 10 µA maximum in shutdown. The nominal output voltage is set by a 5-bit VID code. To accommodate the transition time required by the newest processors for on-the-fly VID changes, the ADP3203 features high speed operation to allow a minimized inductor size that results in the fastest change of current to the output. To further allow for the minimum number of output capacitors to be used, the ADP3203 features active voltage positioning with ADOPT optimal compensation to ensure a superior load transient response. The output signal interfaces with the ADP3415 MOSFET driver that is optimized for high speed and high efficiency for driving both the top and bottom MOSFETs of the buck converter. The ADP3203 is capable of controlling the synchronous rectifier to extend battery lifetime in light load conditions.

FUNCTIONAL BLOCK DIAGRAM



ADOPT is a trademark of Analog Devices.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

$\begin{array}{l} \textbf{ADP3203-SPECIFICATIONS}^{1}(0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 100^{\circ}\text{C}, \text{ High (H)} = \text{VCC}, \text{Low (L)} = 0 \text{ V, VCC} = 3.3 \text{ V, } \overline{\text{SD}} = \text{H, V}_{\text{COREFB}} = \\ \textbf{V}_{\text{DAC}}(0 \text{ V}_{\text{DACOUT}}), \textbf{V}_{\text{REG}} = \textbf{V}_{\text{CS-}} = \textbf{V}_{\text{VID}} = 1.25 \text{ V, } \\ \textbf{R}_{\text{OUT1}} = \textbf{C}_{\text{OUT2}} = 10 \text{ pF, } \textbf{C}_{\text{SS}} = 0.047 \text{ } \mu\text{F, } \textbf{R}_{\text{PWRGD}} = 680 \text{ } \Omega \text{ to } 1.2 \text{ V, } \textbf{R}_{\text{CLAMP}} = 5.1 \text{ k} \Omega \text{ to VCC; HYSSET, BSHIFT, DSHIFT, and } \\ \textbf{DPRSHIFT are open; } \overline{\textbf{BOM}} = \textbf{H, DSLP} = \textbf{H, DPRSLP} = \textbf{L, unless otherwise noted.) Current sunk by a pin has a positive sign, sourced by a pin has a positive sign, sourced by a pin has a positive sign.} \end{aligned}$

negative sign. Negative sign is disregarded for min and max values.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
SUPPLY-UVLO-SHUTDOWN Normal Supply Current UVLO Supply Current Shutdown Supply Current UVLO Threshold	I _{CC} I _{CCUVLO} I _{CCSD}	$VCC = 2.63 \text{ V}$ $\overline{SD} = L, 3.0 \text{ V} \le \text{VCC} \le 3.6 \text{ V}$ $\overline{SD} = H$		7 10	9 75	mA μA μA
CVEO THESHOU	$egin{array}{c} V_{CCH} \ V_{CCL} \end{array}$	V_{CC} Ramping Up, V_{SS} = 0 V V_{CC} Ramping Down, V_{SS} Floating	2.65		2.95	V V
UVLO Hysteresis Shutdown Threshold (CMOS Input)	$V_{\rm CCHYS}$ $V_{\rm SDTH}$. 33	50	$V_{\rm CC}/2$		mV V
	VSDTH			V CC/2		v
POWER GOOD Core Feedback Threshold Voltage Power Good Output Voltage (Open-Drain Output) Masking Time	$V_{COREFBH}$ V_{PWRGD} $t_{PWRGDMSK}^{3}$	$0.9 \text{ V} < \text{V}_{\text{DAC}} < 1.675 \text{ V}$ $\text{V}_{\text{COREFB}} \text{ Ramping Up}$ $\text{V}_{\text{COREFB}} \text{ Ramping Down}$ $\text{V}_{\text{COREFB}} \text{ Ramping Up}$ $\text{V}_{\text{COREFB}} \text{ Ramping Down}$ $\text{V}_{\text{COREFB}} = \text{V}_{\text{DACOUT}}$ $\text{V}_{\text{COREFB}} = 0.8 \text{ V}_{\text{DACOUT}}$	1.12 V _L 1.10 V _L 0.88 V _L 0.86 V _L 0.95 V _C	AC OAC	$\begin{array}{c} 1.14 \ V_{DAC} \\ 1.12 \ V_{DAC} \\ 0.90 \ V_{DAC} \\ 0.88 \ V_{DAC} \\ V_{CC} \\ 0.8 \end{array}$	V V V V V V
SOFT START/HICCUP TIMER	PWRGDMSK			100		μο
Charge/Discharge Current Soft Start Enable/Hiccup	I_{SS}	$V_{SS} = 0 V$ $V_{SS} = 0.5 V$ $V_{REG} = 1.25 V$,		-16 0.5		μΑ μΑ
Termination Threshold Soft Start Termination/Hiccup	V _{SSENDWN} V _{SSENUP} ⁴ V _{SSTERM}	$V_{RAMP} = V_{COREFB} = 1.27 \text{ V}$ V_{SS} Ramping Down V_{SS} Ramping Up $V_{RAMP} = V_{COREFB} = 1.27 \text{ V}$		80 150	200	mV mV
Enable Threshold	V SSTERM	V _{RAMP} – V _{COREFB} – 1.27 V V _{SS} Ramping Up	1.75	2.00	2.25	V
VID DAC VID Input Threshold (CMOS Inputs)	V _{VID04}			$V_{\rm CC}/2$		V
VID Input Current (Internal Active Pull-Up) Output Voltage	$egin{array}{c} I_{ m VID04} \ V_{ m DAC} \end{array}$	VID0 to VID4 = L See VID Code, Table I	0.600	85	1.750	μA V
Accuracy	$\Delta V_{DAC}/V_{DAC}$	$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85^{\circ}\text{C}$ $1.75 \ge \text{V}_{\text{DAC}} \ge 0.850$	-0.85		+0.85	%
Settling Time	t _{DACS} ⁵	$0.825 \ge V_{DAC} \ge 0.600$ $\Delta V_{DAC} = 0.5 \text{ V}, C_{DAC} = 10 \text{ nF}$	-7.2	3.5	+7.2	mV μs

-2-REV. 0

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
CORE COMPARATOR Input Offset Voltage (Ramp-Reg) Input Bias Current Output Voltage (OUT1, OUT2)	$\begin{array}{c} V_{COREOS} \\ I_{REG}, I_{RAMP} \\ V_{OUT_H} \end{array}$	$V_{REG} = 1.25 \text{ V}$ $V_{REG} = V_{RAMP} = 1.25 \text{ V}$ $V_{CC} = 3.0 \text{ V}$	2.5	±1 ±1	3.0	mV μA V
Propagation Delay Time Rise and Fall Time ²	VOUT_L tRMPOUT_PD ⁶ tOUT_R ⁷	$V_{CC} = 3.6 \text{ V}$ $T_A = 25^{\circ}\text{C}$ $T_A = \text{Full Range}$	0	35 40 7 7	0.4 10 10	V ns ns ns ns ns
Noise Blanking Time	t _{OUT_F} ' t _{BLNK}	OUT L-H Transition OUT H-L Transition		130 180	10	ns ns
CURRENT LIMIT COMPARATOR Input Offset Voltage Input Bias Current Propagation Delay Time	$\begin{array}{c} V_{\text{CLIMOS}} \\ I_{\text{CS+}}, I_{\text{CS-}} \\ t_{\text{CLiMPD}} ^{6} \end{array}$	$V_{CS-} = 1.25 \text{ V}$ $V_{CS+} = 1.25 \text{ V}$ $T_A = 25^{\circ} \text{ C}$ $T_A = \text{Full Range}$		±1 -3 60 100		mV μA ns ns
CURRENT SENSE MULTIPLEXER Transresistance	R _{CS1-CS+} , R _{CS2-CS+} ,	Switch Is ON Switch Is OFF		150 50		Ω ΜΩ
Common-Mode Voltage Range ⁴	$R_{\text{CS3-CS+}}$ $V_{\text{CS1}} = V_{\text{CS2}}$		0		2	V
HYSTERESIS SETTING Hysteresis Current	I _{RAMP_H} , -I _{CSP_H}	$V_{REG} = 1.25 \text{ V}$ $V_{RAMP} = 1.23 \text{ V}, \overline{BOM} = H$ $I_{HYSSET} = -10 \mu\text{A}$	-8 -8	-10	-12	μΑ
		$I_{HYSSET} = -100 \mu A$ $V_{RAMP} = 1.27 \text{ V}, \overline{BOM} = H$ $I_{HYSSET} = -10 \mu A$ $I_{HYSSET} = -100 \mu A$ $V_{RAMP} = 1.23 \text{ V}, \overline{BOM} = L$	-85 8 85	-100 10 100	-115 12 115	μΑ μΑ μΑ
		$I_{HYSSET} = -10 \mu A$ $I_{HYSSET} = -100 \mu A$ $V_{RAMP} = 1.27 V, \overline{BOM} = L$ $I_{HYSSET} = -10 \mu A$	-6.4 -68	-8 -80	-9.6 -92 9.6	μΑ μΑ μΑ
Hysteresis Reference Voltage	V _{HYSSET}	$I_{\text{HYSSET}} = -100 \mu\text{A}$	68 1.65	80 1.7	92 1.75	μΑ V
CURRENT LIMIT SETTING Hysteresis Current	I_{CS-}	$V_{RAMP} = 1.23 \text{ V}$ $V_{REG} = V_{CS-} = V_{COREFB} = 1.25 \text{ V}$ $V_{CS+} = 1.23 \text{ V} \overline{BOM} = H$				
		$I_{\text{HYSSET}} = -10 \ \mu\text{A}$ $I_{\text{HYSSET}} = -100 \ \mu\text{A}$ $V_{\text{CS+}} = 1.27 \ \text{V}, \ \overline{\text{BOM}} = \text{H}$	-27 -270	-31.5 -301.5	-333	μA μA
		$I_{\text{HYSSET}} = -10 \ \mu\text{A}$ $I_{\text{HYSSET}} = -100 \ \mu\text{A}$ $V_{\text{CS+}} = 1.23 \ \text{V}, \ \overline{\text{BOM}} = \text{L}$	-18 -180	-21.5 -201.5		μA μA
		$I_{\text{HYSSET}} = -10 \ \mu\text{A}$ $I_{\text{HYSSET}} = -100 \ \mu\text{A}$ $V_{\text{CS+}} = 1.27 \ \text{V}, \overline{\text{BOM}} = \text{L}$	-21 -226	-25.5 -241.5	-30 -267	μΑ μΑ
		$I_{\text{HYSSET}} = -10 \mu\text{A}$ $I_{\text{HYSSET}} = -100 \mu\text{A}$	$ \begin{array}{c c} -14 \\ -144 \end{array} $	-17.5 -161.5	-21 -179	μΑ μΑ

REV. 0 -3-

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
SHIFT SETTING Battery Shift Current	I_{RAMPB} , I_{CS+B}	V_{VID} = 1.25 V I_{BSHIFT} = -100 μ A, \overline{BOM} = L DSLP = H	-92.5	-100	-107.5	mA
Battery Shift Reference Voltage	V_{BSHIFT}			V_{DAC}		V
Deep Sleep Shift Current	I_{RAMPD} , I_{CS+D}	$V_{VID} = 1.25 \text{ V}$ $I_{DSHIFT} = -100 \mu\text{A}, \overline{BOM} = H$ $DSLP = L$	-92.5	-100	-107.5	mA
Deep Sleep Shift Reference Voltage	V_{DSHIFT}			V_{DAC}		V
SHIFT CONTROL INPUTS BOM Threshold (CMOS Input)	V_{BOM}			$V_{\rm CC}/2$		V
DSLP Threshold	V_{DSLP}			0.9		V
(V _{TT} -Level CMOS Input) DPRSLP Mode Threshold ⁸ (CMOS Input)	V_{DPRSLP}			$V_{\rm CC}/2$		V
LOW SIDE DRIVE CONTROL Output Voltage (CMOS Output)	V _{DRVLSD}	DPRSLP = H DPRSLP = L	0 0.7 V _{CC}		0.4 V _{CC}	V V
Output Current	I_{DRVLSD}	DPRSLP = H, V_{DRVLSD} = 1.5 V DPRSLP = L, V_{DRVLSD} = 1.5 V	0.4		• 66	mA mA
OVER/REVERSE VOLTAGE PROTECTION-CORE FEEDBACK						
Overvoltage Threshold Reverse Voltage Threshold Output Voltage	$V_{\text{COREFB,OVP}}$ $V_{\text{COREFB,OVP}}$	V _{COREFB} Rising V _{COREFB} Falling		2.0 -0.3		V V
(Open-Drain Output) Output Current	$ m V_{CLAMP}$ $ m I_{CLAMP}$	$V_{\text{COREFB}} = 2.2 \text{ V}, V_{\text{CLAMP}} = 5 \text{ V}$ $V_{\text{COREFB}} = V_{\text{DAC}}, V_{\text{CLAMP}} = 5 \text{ V}$	0.7 V _{CC}	4	V _{CC} 10	V μA mA

NOTES

-4- REV. 0

¹All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods.

²Guaranteed by characterization.

³Two test conditions: 1)PWRGD is OK but forced to fail by applying an out-of-the-Core-Good-window voltage (V_{COREFB,BAD} = 1.0 V at V_{VID} = 1.25 V setting) to the COREFB pin right after the moment that BOM or DPRSLP is asserted/deasserted. PWRGD should not fail immediately, only with the specified blanking delay time. 2) PWRGD is forced to fail (V_{COREFB,BAD} = 1.0 V at V_{VID} = 1.25 V setting) but gets into the Core Good window

time. 2) PWRGD is forced to fail ($V_{\text{COREFB, BAD}} = 1.0 \text{ V}$ at $V_{\text{VID}} = 1.25 \text{ V}$ setting) but gets into the Core Good window ($V_{\text{COREFB, GOOD}} = 1.25 \text{ V}$) right after the moment that $\overline{\text{BOM}}$ or DPRSLP is asserted/deasserted. PWRGD should not go high immediately, only with the specified blanking delay time.

⁴Guaranteed by design.

 $^{^5}$ Measured from 50% of VID code transition amplitude to the point where V_{DACOUT} settles within $\pm 1\%$ of its steady state value.

⁶⁴⁰ mVp-p amplitude impulse with 20 mV overdrive. Measured from the input threshold intercept point to 50% of the output voltage swing.

⁷Measured between the 30% and 70% points of the output voltage swing.

⁸DPRSLP circuit meets the minimum 30 ns DPRSLPVR signal assertion requirement; guaranteed by design.

ABSOLUTE MAXIMUM RATINGS*

Input Supply Voltage (VCC)0.3 V to +7 V
All Other Inputs/Outputs0.3 V to VCC + 0.3 V
Operating Ambient Temperature Range 0°C to 100°C
Junction Temperature Range 0°C to 150°C
θ_{IA} 98°C/W
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 sec.) 300°C
*This is a stress rating only; operation beyond these limits can cause the device to
be permanently damaged.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADP3203JRU-0.85-RL		0°C to 100°C	
ADP3203JRU-0.85-R7	0.85 V	0°C to 100°C	
ADP3203JRU-1.0-RL	1 V	0°C to 100°C	
ADP3203JRU-1.0-RL7	1 V	0°C to 100°C	TSSOP-28

PIN CONFIGURATION




Table I. VID Code

VID4	VID3	VID2	VID1	VID0	VOUT
0	0	0	0	0	1.750
0	0	0	0	1	1.700
0	0	0	1	0	1.650
0	0	0	1	1	1.600
0	0	1	0	0	1.550
0	0	1	0	1	1.500
0	0	1	1	0	1.450
0	0	1	1	1	1.400
0	1	0	0	0	1.350
0	1	0	0	1	1.300
0	1	0	1	0	1.250
0	1	0	1	1	1.200
0	1	1	0	0	1.150
0	1	1	0	1	1.100
0	1	1	1	0	1.050
0	1	1	1	1	1.000
1	0	0	0	0	0.975
1	0	0	0	1	0.950
1	0	0	1	0	0.925
1	0	0	1	1	0.900
1	0	1	0	0	0.875
1	0	1	0	1	0.850
1	0	1	1	0	0.825
1	0	1	1	1	0.800
1	1	0	0	0	0.775
1	1	0	0	1	0.750
1	1	0	1	0	0.725
1	1	0	1	1	0.700
1	1	1	0	0	0.675
1	1	1	0	1	0.650
1	1	1	1	0	0.625
1	1	1	1	1	0.600

CAUTION _

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3203 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. 0 –5–

PIN FUNCTION DESCRIPTIONS

Pin	Mnemonic	Function
1	HYSSET	Hysteresis Set. This is an analog I/O pin whose output is a fixed voltage reference and whose input is a current that is programmed by an external resistance to ground. The current is used in the IC to set the hysteretic currents for the core comparator and the current limit comparator. Modification of the resistance will affect both the hysteresis of the feedback regulation and the current limit setpoint and hysteresis.
2	DSHIFT	Deep Sleep Shift. This is an analog I/O pin whose output is the VID reference voltage and whose input is a current that is programmed by an external resistance to ground. The current is used in the IC to set a switched bias current out of the RAMP pin, depending on whether it is activated by the DPSLP signal. When activated, this added bias current creates a downward shift of the regulated core voltage to a predetermined optimum level for regulation corresponding to Deep Sleep Mode of CPU operation. The use of the VID code as the reference makes the deep sleep offset a fixed percentage of the VID setting, as required by specifications.
3	BSHIFT	Battery Optimized Mode (BOM) Shift. This is an analog I/O pin whose output is the VID reference voltage and whose input current is programmed by an external resistance to ground. The current is used in the IC to set a switched bias current out of the RAMP pin, depending on whether it is activated by the BOM signal. When activated, this added bias current creates a downward shift of the regulated core voltage to a predetermined optimum level for regulation corresponding to the Battery Optimized Mode of the CPU operation. The use of the VID code as the reference makes the BSHIFT a fixed percentage of the VID setting, as required by specifications.
4–8	VID[4:0]	Voltage Identification Inputs. These are the VID inputs for logic control of the programmed reference voltage that appears at the DACOUT pin, and via external component configuration, is used for setting the output voltage regulation point. The VID pins have a specified internal pull-up current that, if left open, will default the pins to a logic high state. The VID code does not set the DAC output voltage directly but through a transparent latch that is clocked by the $\overline{\text{BOM}}$ pin's GMUXSEL signal rising and falling edge.
9	BOM	Battery Optimized Mode Control (Active Low). This digital input pin corresponds to the system's GMUXSEL signal, which corresponds to Battery Optimized Mode of the CPU operation in its active low state and Performance Optimized Mode (POM) in its deactivated high state. The signal also controls the optimal positioning of the core voltage regulation level by offsetting it downward in Battery Optimized Mode according to the functionality of the BSHIFT and RAMP pins. It is also used to initiate a masking period for the PWRGD signal whenever a GMUXSEL signal transition occurs.
10	DPSLP	Deep Sleep Mode Control (Active Low). This is a digital input pin corresponding to the system's STP CPU signal that, in its active state, corresponds to Deep Sleep Mode of the CPU operation, which is a subset operating mode of either BOM or POM operation. The signal controls the optimal positioning of the core voltage regulation level by offsetting it downward according to the functionality of the DSHIFT and RAMP pins.
11	DPRSLP	Deeper Sleep Mode Control (Active High). This is a digital input pin corresponding to the system's DPRSLPVR signal corresponding to Deeper Sleep Mode of the CPU operation. When the signal is activated, it controls the DAC output voltage by disconnecting the VID signals from the DAC input and setting a specified internal deeper sleep code instead. At deassertion of the DPRSLPVR signal, the DAC output voltage returns to the voltage level determined by the external VID code. The DPRSLPVR signal is also used to initiate a blanking period for the PWRGD signal to disable its response to a pending dynamic core voltage change that corresponds to the VID code transition.

-6- REV. 0

PIN FUNCTION DESCRIPTIONS (continued)

Pin	Mnemonic	Function
12	PWRGD	Power Good (Active High). This open-drain output pin, via the assistance of an external pull-up resistor to the desired voltage, indicates that the core voltage is within the specified tolerance of the VID programmed value, or else is in a VID transition state as indicated by a recent state transition of either the BOM or DPRSLP pins. PWRGD is deactivated (pulled low) when the IC is disabled, in UVLO Mode, or starting up, or the COREFB voltage is out of the core Power Good window. The open-drain output allows external wired ANDing (logical NORing) with other open-drain/collector Power Good indicators.
13	SD	Shutdown (Active Low). This is a digital input pin coming from a system signal that, in its active state, shuts down the IC operation, placing the IC in its lowest quiescent current state for maximum power savings.
14	CLAMP	Clamp (Active High). This open-drain output pin, via the assistance of an external pull-up resistor, indicates that the core voltage should be clamped for its protection. To allow the highest level of protection, the CLAMP signal is developed using both a redundant reference and a redundant feedback path with respect to those of the main regulation loop. The signal is timed out using the soft start capacitor, so an external current protection mechanism (e.g., a fuse or ac adapter's current limit) should be tripped within ~3 times the programmed soft start time (e.g., 5 ms~10 ms). In a preferred and more conservative configuration, the core voltage is clamped by an external FET. The initial protection function is served when it is activated by detection of either an overvoltage or a reverse voltage condition on the COREFB pin. Due to loss of the latched signal at IC power-off, backup protection function is served by connecting the pull-up resistor to a system "ALWAYS" regulator output (e.g., V5_ALWAYS). If the external FET is used, this implementation will keep the core voltage clamped until the ADP3203 has power reapplied, thus keeping protection for the CPU even after a hard-failure power-down and restart (e.g., a shorted top or bottom FET).
15	DRVLSD	Drive-Low Shutdown (Active Low). In its active state, this digital output pin indicates that the lower FET of the core VR should be disabled. In the suggested application schematic, this pin is directly connected to the pin of the same name on the ADP3415 or other driver IC. Drive-low shutdown is normally activated by the DPRSLP signal corresponding to a light load condition, but a number of dynamic conditions can override the control of this pin as needed.
16	SS	Soft Start. The output of this analog I/O pin is a controlled current source used to charge or discharge an external grounded capacitor; the input is the detected voltage that is indicative of elapsed time. The pin controls the soft start time of the IC as well as the hiccup cycle time during overload, including but not limited to short circuit, overvoltage, and reverse voltage. Hiccup operation was added to reduce short circuit power dissipation by more than an order of magnitude, while still allowing an automatic restart when the failure mode ceased.
17	COREFB	Core Feedback. This high impedance analog input pin is used to monitor the output voltage for setting the proper state of the PWRGD and CLAMP pins. It is generally recommended to RC-filter the ripple and noise from the monitored core voltage, as suggested by the application schematic.
18	DACOUT	Digital-to-Analog Converter Output. This output voltage is the VID-controlled reference voltage whose primary function is to determine the output voltage regulation point.
19	GND	Ground
20	OUT1	Output to Driver 1. This digital output pin is used to command the state of the switched node via the driver and MOSFET switches. It should be connected to the IN pin of the ADP3415 driver that corresponds to the first of two channels.


REV. 0 -7-

PIN FUNCTION DESCRIPTIONS (continued)

Pin	Mnemonic	Function
21	OUT2	Output to Driver 2. This digital output pin is used to command the state of the switched node via the driver. It should be connected to the IN pin of the ADP3415 driver that corresponds to the second of two channels.
22	CS1	Current Sense, Channel 1. This high impedance analog input pin is used to provide negative feedback of the current information for the first of two channels.
23	CS2	Current Sense, Channel 2. This high impedance analog input pin is used to provide negative feedback of the current information for the second of two channels. The pin is also used to determine whether the chip is acting as a single- or dual-phase controller. If the pin is tied to VCC but not a sense resistor, then the dual-phase operation is disabled; the chip works as a single-phase controller. In this condition, the second phase's output signal (OUT2) does not switch but stays static low.
24	VCC	Power Supply. This should be connected to the system's 3.3 V power supply output.
25	RAMP	Regulation Ramp Feedback Input. The RAMP pin voltage is compared against the REG pin for cycle-by-cycle switching response. Several switched current sources also appear at this input: the cycle-by-cycle hysteresis setting switched current programmed by the HYSSET pin, the BOM shift current programmed by the BSHIFT pin, and the Deep Sleep shift current programmed by the DSHIFT pin. The external resistive termination at this pin sets the magnitude of the hysteresis applied to the regulation loop.
26	REG	Regulation Voltage Summing Input. This is a high impedance analog input pin into which the voltage reference of the feedback loop allows the summing of both the DACOUT voltage and the core voltage for programming the output resistance of the core voltage regulator. This is also the pin at which an optimized transient response can be tailored using Analog Devices' patented ADOPT design technique.
27	CS+	Current Limit Positive Sense. This high impedance analog input pin is multiplexed between either of the two current-sense inputs during the high state of the OUT pin of the respective channel. During the common off-time of both channels, the pin's voltage reflects the average of the two channels. The multiplexed current sense signal is passed to the core comparator through an external resistive termination connected from this pin to the RAMP pin. The external (RAMP) resistor sets the magnitude of the hysteresis applied to the regulation loop.
28	CS-	Current Limit Negative Sense. This high impedance analog input pin is normally Kelvin connected to the negative node of the current sense resistor(s) via a current-limit programming resistor. A hysteretically controlled current—three times the current programmed at the HYSSET pin—also flows out of this pin and develops a current-limit setting voltage across that resistor, which must then be matched by the inductor current flowing in the current sensing resistor in order to trigger the current limit function. When triggered, the current flowing out of this pin is reduced to two-thirds of its previous value, producing hysteresis in the current limiting function.

-8- REV. 0

Typical Performance Characteristics—ADP3203



TPC 1. Supply Current vs. Temperature

1.770

1.765 1.760


1.755 1.750

1.745 1.740

1.735


1.730 L

DAC OUTPUT - V




TPC 2. DAC Output Voltage vs. Temperature


TEMPERATURE - °C




TPC 3. DAC Output Voltage vs. Temperature



TPC 4. Power Good vs. Relative Core Voltage Variation



TPC 5. Soft Start Timing vs. Timing Capacitor



TPC 6. PWRGD Blanking Time vs. Temperature Normalized to 25°C

REV. 0 -9-




Figure 1. Typical Application –10–

THEORY OF OPERATION

Overview

Featuring a new proprietary single- or dual-channel buck converter hysteretic control architecture developed by Analog Devices, the ADP3203 is the optimal core voltage control solution for both IMVP-II and IMVP-III generation microprocessors. The complex, multitiered regulation requirements of either IMVP specification are easily implemented with the highly integrated functionality of this controller.

Power Conversion Control Architecture

Driving of the individual channels is accomplished using external drivers, such as the ADP3415. One PWM interface pin per channel, OUT1 and OUT2, is provided. A separate pin, DRVLSD, commands the driver to enable or disable synchronous rectifier operation during the off time of each channel. The same DRVLSD pin is connected to all three drivers.

The ADP3203 uses hysteretic control. The resistor from the HYSSET Pin to ground sets up a current that is switched bidirectionally into a resistor interconnected between the RAMP and CS+ pins. The switching of this current sets the hysteresis.

In its dual-channel configuration, the hysteretic control requires multiplexing information in all channels. The inductor current of the channel that is driven high is controlled against the upper hysteresis limit. During the common off time of the channels, the inductor currents are averaged together and compared against the lower hysteresis limit. This proprietary off-time averaging technique serves to eliminate a systematic offset that otherwise appears in a fully multiplexed hysteretic control system.

Compensation

As with all ADI products for core voltage control, the controller is compatible with ADOPT compensation, which provides the optimum output voltage containment within a specified voltage window or along a specified load line using the fewest possible output capacitors. The inductor ripple current is kept at a fixed programmable value, while the output voltage is regulated with fully programmable voltage positioning parameters, which can be tuned to optimize the design for any particular CPU regulation specification. By controlling the ripple current rather than the ripple voltage, the frequency variations associated with changes in output impedance for standard ripple regulators will not appear.

Feedback/Current Sensing

Accurate current sensing is needed to accomplish output voltage positioning accurately, which, in turn, is required to allow the minimum number of output capacitors to be used to contain transients. A current sense resistor is used between each inductor and the output capacitors. To allow the control to operate without amplifiers, the negative feedback signal is multiplexed from the inductor or upstream side of the current sense resistors, and a positive feedback signal, if needed for load line tuning, is taken from the output or downstream side.

Output Voltage Programming by VID, Offsets, and Load Line In the IMVP-III and IMVP-III specifications, the output voltage is a function of both the core current (according to a specified load line) and the system operating mode (i.e., performance or battery optimized, normal or deep sleep clocking state, or deeper sleep). The VID code programs the "nominal" core

voltage. The core voltage decreases as a function of load current along the load line, which is synonymous with an output resistance of the power converter. The core voltage is also offset by a dc value—usually specified as a percentage—depending on the operating mode. The voltage offset is also called a "shift."

Two pins, BSHIFT and DSHIFT, are used to program the magnitude of the voltage shifts. The voltage shifts are accomplished by injecting current at the node of the negative input pin of the feedback comparator. Resistive termination at the pins determines the magnitude of the voltage shifts.

Two other pins, \overline{BOM} and \overline{DPSLP} , are used to activate the respective two shifts only in their active low states. In the ADP3203, the shifts are mutually exclusive, with the deep sleep shift (controlled by the \overline{DPSLP} and DSHIFT pins) being the dominant one. Another pin, DPRSLP, eliminates both shifts only in its active high state. Its assertion corresponds to the Deeper Sleep Operating Mode.

Current Limiting

The current programmed at the HYSSET pin and a resistor from the CS- pin to the common node of the current sense resistors set the current limit. If the current limit threshold is triggered, a hysteresis is applied to the threshold so that hysteretic control is maintained during a current limited operating mode.

Soft Start and Hiccup

A capacitor from the SS pin to ground determines both the soft start time and the frequency at which hiccup will occur under a continuous short circuit or overload.

System Signal Interface

Several pins of the ADP3203 are meant to connect directly to system signals. The VID pins connect to the system VID control signals. The DPRSLP pin connects to the system's DPRSLPVR signal. The DPSLP pin connects to the system's \overline{DPSLP} or STPCPU signal. The \overline{BOM} signal connects to the system's GMUXSEL signal. In an IMVP-II system, the GMUXSEL signal precedes any VID code change with a few nanoseconds, while in an IMVP-III system, it follows it with a maximum 12 µs delay. To comply with both specifications, the ADP3203 has a VID register in front of the DAC inputs that is written by a short pulse generated at the rising or falling edge of the GMUXSEL signal. In an IMVP-II configuration, if the external VID multiplex settling time is longer than the internal VID register's write pulsewidth, then the insertion of an external RC delay network in the GMUXSEL signal path (in front of the BOM pin) is recommended. The Intel specification calls for maximum 200 ns VID code setup time. This specification can be met with a simple RC network that consists of only a 220 k Ω resistor and no external capacitor, just the BOM pin's capacitance.

Undervoltage Lockout

The ADP3203's supply pin, VCC, has undervoltage lockout (UVLO) functionality to ensure that if the supply voltage is too low to maintain proper operation, the IC will remain off and in a low current state.

Overvoltage Protection (OVP) and Reverse Voltage Protection (RVP)

The ADP3203 features a comprehensive redundantly monitored OVP and RVP implementation to protect the CPU core against an excessive or reverse voltage, e.g., as might be induced by a component or connection failure in the control or power stage.

REV. 0 -11-

Two pins are associated with the OVP/RVP circuitry—a pin for output voltage feedback, COREFB, which is also used for Power Good monitoring but not for voltage regulation, and an output pin, CLAMP.

The CLAMP pin defaults to a low state at startup of the ADP3203 and remains low until an overvoltage or reverse voltage condition is detected. If either condition is detected, the CLAMP pin is switched and latched to the VCC pin. The high state of the CLAMP pin is reset only after several milliseconds as the soft start pin discharges.

For maximum and fastest protection, the CLAMP pin should be used to drive the gate of a power MOSFET whose drain source is connected across the CPU core voltage. Detection of overvoltage or reverse voltage will clamp the core voltage to essentially zero, thus quickly removing the fault condition and preventing further energy from being applied to the CPU core.

For a less comprehensively protective but also less costly solution, the CLAMP pin may be used to latch the disconnection of input power. The latch should be powered whenever any input power source is present. Typically, such a latching circuit is already present in a system design, so it becomes only a matter of allowing the CLAMP pin to also trigger the latch. In this configuration, the latched off state of the system would be indicative of a system failure. The overvoltage/reverse voltage protective means is via not allowing the continued application of energy to the CPU core. The design objective should be, however, to ensure that the CPU core could safely absorb the remaining energy in the power converter, since this energy is not clamped as in the preferred configuration.

LAYOUT CONSIDERATIONS

Advantages in PCB Layout

This 2-phase solution separates the controller (ADP3203) and the MOSFET drivers (ADP3415). Today, most motherboards only leave small pieces of PCB area for the power management circuit. Therefore, the separation of the controller and the MOSFET drivers gives much greater freedom in layout than any single chip solution.

Meanwhile, the separation also provides the freedom to place the analog controller in a relatively quiet area in the motherboard. This can minimize the susceptibility of the controller to injected noise. Any single-chip solution with a high speed loop design will suffer larger susceptibility to jitter that appears as modulation of the output voltage.

The ADP3203 maximizes the integration of IMVP-III features. Therefore, no additional externally implemented functions are required to comply with IMVP-III specifications. This saves PCB area for component placement on the motherboard.

PCB Layout Consideration for ADP3203/ADP3415

The following guidelines are recommended for optimal performance of the ADP3203 and ADP3415 in a power converter. The circuitry is considered in three parts: the power switching circuitry, the output filter, and the control circuitry.

Placement Overview

 For ideal component placement, the output filter capacitors will divide the power switching circuitry from the control section. As an approximate guideline considered on a single-

- sided PCB, the best layout would have components aligned in the following order: ADP3415, MOSFETs and input capacitor, output inductor, current sense resistor, output capacitors, control components, and ADP3203. Note that the ADP3203 and ADP3415 are completely separated for an ideal layout, which is impossible with a single-chip solution. This keeps the noisy switched power section isolated from the precision control section and gives more freedom in the layout of the power switching circuitry.
- 2. Whenever a power dissipating component (e.g., a power MOSFET) is soldered to a PCB, the liberal use of vias, both directly on the mounting pad if possible and immediately surrounding it, is recommended. Two important reasons for this are: improvement of the current rating through the vias (if it is a current path) and improved thermal performance, especially if there is opportunity to spread the heat with a plane on the opposite side of the PCB.

Power Switching Circuitry

ADP3415, MOSFETs, and Input Capacitors

- 3. Locate the ADP3415 near the MOSFETs so that the loop inductance in the path of the top gate drive returned to the SW pin is small, and similarly for the bottom gate drive whose return path is the ground plane. The GND pin should have at least one very close via into the ground plane.
- 4. Locate the input bypass MLC capacitors close to the MOSFETs so that the physical area of the loop enclosed in the electrical path through the bypass capacitor and around through the top and bottom MOSFETs (drain source) is small and wide. This is the switching power path loop.
- 5. Make provisions for thermal management of all the MOSFETs. Heavy copper and wide traces to ground and power planes will help to pull the heat out. Heatsinking by a metal tap soldered in the power plane near the MOSFETs will help. Even just a small airflow can help tremendously. Paralleled MOSFETs to achieve a given resistance will help spread the heat.
- 6. An external Schottky diode (across the bottom MOSFET) may increase efficiency by a small amount (<~1%), depending on its forward voltage drop compared to the MOSFET's body diode at a given current; a MOSFET with a built-in Schottky is more effective. For an external Schottky, it should be placed next to the bottom MOSFET or it may not be effective at all.
- 7. The VCC bypass capacitor should be close to the VCC pin and connected on either a very short trace to the GND pin or to the GND plane.

Output Filter

Output Inductor and Capacitors, Current Sense Resistor

- 8. Locate the current sense resistors very near to the output voltage plane.
- 9. The load-side heads of sense resistors should join as closely as possible for accurate current signal measurement of each phase.
- 10. PCB trace resistances from the current sense resistors to the regulation point should be minimized, known (calculated or measured), and compensated for as part of the design if it is significant. (Remote sensing is not sufficient

-12- REV. 0

for relieving this requirement.) A square section of 1-ounce copper trace has a resistance of ${\sim}500~\mu\Omega$ that adds to the specified dc output resistance of the power converter. The output capacitors should similarly be close to the regulation point and well tied into power planes as impedance here will add to the ac output resistance (i.e., the ESR) that is implicitly specified as well.

11. Whenever high currents must be routed between PCB layers, vias should be used liberally to create parallel current paths so that the resistance and inductance are minimized and the via current rating is not exceeded.

Control Circuitry

ADP3203, Control Components

- 12. If the ADP3203 cannot be placed as previously recommended, care should be taken to keep the device and surrounding components away from radiation sources (e.g., from power inductors) and capacitive coupling from noisy power nodes.
- 13. Noise immunity can be improved by the use of a devoted signal ground plane for the power controller and its surrounding components. Space for a ground plane might readily be available on a signal plane of the PCB since it is often unused in the vicinity of the power controller.
- 14. If critical signal lines (i.e., signals from the current sense resistor leading back to the ADP3203) must cross through power circuitry, it is best if a signal ground plane can be interposed between those signal lines and the traces of the power circuitry. This serves as a shield to minimize noise injection into the signals.
- 15. Absolutely avoid crossing any signal lines over the switching power path loop, described previously.
- 16. Accurate voltage positioning depends on accurate current sensing, so the control signals that monitor the voltage differentially across the current sense resistor should be Kelvin-connected. Please refer to the ADI Evaluation Board of the ADP3203 and its documentation for control signal connection with sense resistors.
- 17. The RC filter used for the current sense signal should be located near the control components as this serves the dual purpose of filtering out the effect of the current sense resistors' parasitic inductance and the noise picked up along the routing of the signal. The former purpose is achieved by having the time constant of the RC filters approximately matched to that of the sense resistors and is important for maintaining the accuracy of the current signal.

APPLICATION INFORMATION

Theoretical Background

This application section presents the theoretical background for multiphase dc-to-dc converters using the ADP320x family of controllers for mobile CPUs. Members of that family control multiphase ripple regulators (also called hysteretic regulators) in a configuration that allows employing ADOPT, Analog Devices' optimal voltage positioning technique, to implement the desired output voltage and load line both statically and dynamically, as required by Intel's IMVP-II and IMVP-III specifications.

Single-Phase Hysteretic Regulator with ADOPT

Figure 2 shows the conventional single-phase hysteretic regulator and the characteristic waveforms. The operation is as follows. During the time the upper transistor, Q1, is turned on, the inductor current, $I_{\rm L}$, and also the output voltage, $V_{\rm OUT}$, increase. When $V_{\rm OUT}$ reaches the upper threshold of the hysteretic comparator, Q1 is turned off, Q2 is turned on, and the inductor current and the output voltage decrease. The cycle repeats after $V_{\rm OUT}$ reaches the lower threshold of the hysteretic comparator.




Figure 2. Conventional Hysteretic Regulator and Its Characteristic Waveforms

Since there is no voltage error amplifier in the hysteretic regulator, its response to any change in the load current or the input voltage is virtually instantaneous. Therefore, the hysteretic regulator represents the fastest possible dc-to-dc converter. A slight disadvantage of the conventional hysteretic regulator is that its frequency varies with the input and output voltages. In a typical mobile CPU converter application, the worst-case frequency variation due to the input voltage variation is in the order of 30%, which is usually acceptable. In the simplest implementation of the hysteretic converter, shown in Figure 2, the frequency also varies proportionally with the ESR, R_{E} , of the output capacitor. Since the initial value is often poorly controlled, and the ESR of electrolytic capacitors also changes with temperature and age, practical ESR variations can easily lead to a frequency variation in the order of three to one. However, a modification of the hysteretic topology eliminates the dependence of the operating frequency on the ESR. In addition, the modification allows the optimal implementation, ADOPT, of Intel's IMVP-II and IMVP-III load line specifications. Figure 3 shows the modified hysteretic regulator.

REV. 0 –13–




Figure 3. Modified Hysteretic Regulator with ADOPT

The implementation requires adding a resistive divider (R_C and R_D) between the reference voltage and the output and connecting the tap of the divider to the noninverting input of the hysteretic comparator. A capacitor, C_{OC} , is placed across the upper member (R_C) of the divider.

It is easily shown that the output impedance of the converter can be no less than the ESR of the output capacitor. A straightforward derivation demonstrates that the output impedance of the converter in Figure 3 can be minimized to equal the ESR, R_E , when the following two equations are valid (neglecting PCB trace resistance for now):

$$\frac{R_D}{R_C} = \frac{R_E - R_{CS}}{R_{CS}} \tag{1}$$

and

$$C_{OC} = \frac{C_O R^2_E}{R_{CC} R_D} \tag{2}$$

From Equation 2, the series resistance is:

$$R_{CS} = \frac{R_E}{1 + \frac{R_D}{R_C}} \tag{3}$$

This is the ADOPT configuration and design procedure that allows the maximum possible ESR to be used while meeting a given load line specification.

It can be seen from Equation 3 that unless R_D is zero or R_C is infinite, R_{CS} will always be smaller than R_E . An advantage of the circuit of Figure 3 is that if we select the ratio R_D/R_C well above unity, the additional dissipation introduced by the series resistance R_{CS} will be negligible. Another interesting feature of the circuit in Figure 3 is that the ac voltage across the two inputs of the hysteretic comparator is now equal only to the ac voltage across R_{CS} . This is due to the presence of the capacitor

 $C_{\rm OC}$, which effectively couples the ac component of the output voltage to the noninverting input voltage of the comparator. Since the comparator sees only the ac voltage across $R_{\rm CS}$, in the circuit of Figure 3 the dependence of the switching frequency on the ESR of the output capacitor is completely eliminated. Equation 4 presents the expression for the switching frequency.

$$f = \frac{R_{CS}}{LV_H} \frac{(V_{IN} - V_{OUT})V_{OUT}}{V_{IN}}$$
 (4)

Multiphase Hysteretic Regulator with ADOPT

Multiphase converters have very important advantages, including reduced rms current in the input filter capacitor (allowing the use of a smaller and less expensive device), distributed heat dissipation (reducing the hot-spot temperature and increasing reliability), higher total power capability, increased equivalent frequency without increased switching losses (allowing the use of a smaller equivalent inductances, and thereby shortening the load transient time), and reduced ripple current in the output capacitor (reducing the output ripple voltage and allowing the use of a smaller and less expensive output capacitor). Also, they have some disadvantages, which should be considered when choosing the number of phases. Those disadvantages include the need for more switches and output inductors than in a single-phase design (leading to a higher cost than a single-phase solution, at least below a certain power level), more complex control, and the possibility of uneven current sharing among the phases.

The family of ADP320x controllers alleviates two of the above disadvantages of multiphase converters. It presents a simple and cost-effective control solution and provides perfect current sharing among the phases. Figure 4 shows a simplified block diagram of a 3-phase converter using the control principle implemented with the ADP3203, the 3-phase member of the ADP320x family.

As Figure 4 shows, in the multiphase configuration the ripple current signal is multiplexed from all channels. During the on time of any given channel, its current is compared to the upper threshold of the hysteretic comparator. When the current reaches the upper threshold, the control FET of that channel is turned off. During the common off time of all channels, their currents are averaged and compared to the lower threshold. When the averaged channel current reaches the lower threshold, the hysteretic comparator changes state again and turns on the control FET of the next channel, as selected by the phase

-14- REV. 0

splitter logic. This control concept ensures that the peak currents of all channels will be the same, and therefore the channel currents will be perfectly balanced. The ADOPT compensation can be used the same way as in the single-phase version discussed in the preceding text.

Since due to second order effects, the detailed design of a multiphase converter with the ADP320x family is rather complex, a design aid using MathSoft's MathCAD® program has been developed. Please contact ADI for further information.




Figure 4. 2-Phase Modified Hysteretic Regulator with ADOPT


MathCAD is a registered trademark of MathSoft Engineering & Education, Inc.

REV. 0 -15-

OUTLINE DIMENSIONS

28-Lead Thin Shrink Small Outline Package [TSSOP] (RU-28)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-153AE